The implementation of finite sequential machines by using a programmable array logic to synthesise their combinational part is considered.
Introduction

Inputs
Computer-aided synthesis of sequential circuits is an area of active research [ 1 4 ] because of the important role they play in the design of complex digital systems. To be efficient, a design procedure for such circuits must resort to regular structures; in particular, the programmable logic array (PLA) is considered a natural candidate for a design methodology coping with design complexity. A PLA implementation of a finite state machine (FSM) is shown in Fig. 1 , where the PLA size depends on 0 ut p u ts both the number of required state variables ns and the number of product terms t p of the next-state equations describing the FSM.
Classically, the synthesis of a sequential circuit must be partitioned into several tasks. Here we will consider the optimal state assignment problem, which is probably the step that most critically influences the final cost of the circuit. Methods to deal with this problem have been reported in the past that are specifically said to be tailored to PLA-based implementations [S-lo]. All of these approaches rely on strategies that are focussed on obtaining assignments with either a minimum or a quasiminimum number of product terms. The price to be paid is that they require a number of state variables (equivalently a register length) which is higher than the minimum. Although all of those methods produce very nice results when applied to FSM with a few states, we have realised that for large machines they lead to assignments far away from an optimum. In general, all of them lead to area wasting when the number of involved variables increases.
The objective of this paper is twofold. First of all, we will use a conventional figure to estimate the silicon area occupation for a given FSM. Then, based on such an estimation, we will show the inefficiency of the known methods, and we will conclude that the usual strategy of minimising the next-state function cardinality (i.e. the number of product terms) leads to worse assignments than minimising the number of state variables in many cases. As a consequence, an a priori estimation of the final area occupation will be proven to be of interest. Finally, a discussion on more-accurate area estimates is included. Although the occupied area is more-precisely evaluated, all of those estimates allow us to arrive at the same conclusions as the originally used area-occupation figure.
Background
Basic cost criterion
When designing an FSM by using a PLA to implement its combinational component the main concerns for efficiency are the area occupation and the final operating speed. Since the latter is strongly influenced by the length of the input-output paths, a compact implementation occupying as small an area as possible usually allows us to fulfill both basic requirements. Concerning the silicon area, it depends on the relative positioning of the different PLA elements. For the sake of simplicity, we will consider here the arrangement shown in Fig. 2 . There the array length is proportional to nl, the number of inputs to the AND array of the PLA, and to no, the number of outputs to the OR array, its depth being proportional to the cardinality of the combinational function to be realised, i.e. to the number of product terms t p in the AND array. We will consider initially a dynamic system, this fact affecting only the physical dimensions of the register bank. Since our results can be extended to other cases
[17], we will restrict ourselves to consider the case where the state variables are the output variables of the FSM. With this in mind, the area can be expressed as where ni is the number of the FSM inputs, ns is the number of state variables, k, is a constant that depends on the technology, and k, and k, are constants that depend on the detailed design of the input decoders and the output buffers, respectively. Because of the technology we are currently using in our laboratory we will take k, = 2k, and k, = k,, to simplify the maths. Then The method in Reference 6 is a Liu procedure [14, 151 with a particular set lumping strategy. On the other hand, the method in Reference 8 is a generalised Liu procedure that through the solution of a covering problem determines a minimal set of maximal compatibles [16] . The former method does not give all the minimum Liu assignments and even might fail in obtaining one, although it generally leads to near-minimal results without high computational overheads. On the contrary, the latter method allows the designer to get all the minimum Liu codings. However, there is a big difference in terms of CPU time, the P-S approach being usually much faster than the A-C approach.
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All of these methods [&9] try to find a minimal cardinality implementation of the FSM next-state function, i.e. an implementation with the minimum number of product terms. Of course, the price to be paid is that the number of state variables (in other words, the register length) is not the minimum, and is usually far away from such a minimum.
It was shown in Reference 16 that given the state table describing a FSM, the minimum number of product terms for its next-state function can be easily calculated. We will call henceforth the Liu number t p , of a machine to this minimum. Hence, we can predict a priori the minimal cardinality of the combinational part which might be attainable during the assignment process. We will show in the next Section how this number can be used (in conjunction with the minimum number of state variables) to determine a lower bound to the usefulness of any of the methods revised in the present Section. 
Previous example
Let us begin by considering a few examples as a motivation for our work. Tables 1 and 2 show the state table for Because of its size, we refer the interested reader to [17] for the details of this state table. We have applied to these machines the three state-assignment methods referenced above, as well as a random search. The values for the occupied area appear in Table 3 , this estimation corresponding to an n-MOS technology we have available, with k , = 1. Although these figures will vary when moving from one technology to another, they are illustrative enough for showing the relative value of the different algorithms. The inefficiency of the methods should be clear when dealing with those three examples. With the exception of the smallest machine, an arbitrary assignment is always better than the assignments generated by the algorithms. Entries of 'Not Practical' apply for a method in Table 3 when the CPU time was found to be at least two orders of magnitude higher than a random search.
Bounds on usefulness of a coding algorithm
Let us consider a sequential machine whose internal states can be coded using as many as ns,, state variables. Let us call tpmin the minimum number of product terms for realising the combinational part of that FSM; in general, when using tp,,,, the required number of state variables will be higher than nsmi,. Taking into account the area occupation formulae derived above, we should try to evaluate whether or not a given assignment is better than other in terms of silicon area. In particular we will compare an assignment using the minimum number of state variables with an assignment with the minimal cardinality. Let us call A to a state assignment of the former class and B to an assignment of the latter. To be precise a class A assignment has t p = tpmin, and ns 2 ns,, a class B assignment has t p 2 tpmin, and ns = ns,,,
To be considered advantageous, assignment A must occupy less area than assignment B. As we have pointed out before, we can estimate a lower bound for tp. Hence, presuming this bound is always attainable (i.e. tpmin = tp,), we can say that for any class A assignment to be 'better' than any other using a minimum number of state variables (class B assignments) the following inequality must be fulfilled:
We can represent eqn. 3 in a design space, whose coordinates are nslns,,, and t p / t p L . The region of this space where class A assignments are advantageous corresponds to
The design space is also bounded by other two considerations: first, no solution to the coding problem can be found requiring less than ns,,,; secondly, we can define a maximum value for tp, tp,,,. A rough evaluation for such a maximum could be A better estimate can be derived by using any randomly generated assignment whose cardinality will be a more accurate bound. Anyhow, only the shadowed triangle in Fig. 3 gives rise to minimal-cardinality assignments with a lower cost than an assignment with the minimum number of state variables. From Fig. 3 , the maximum value of the number for state variables ns,,, can be calculated. Note that this bound is rather optimistic for the minimal cardinality assignment, especially if we use the value of tp,,, in eqn. 5.
To understand more clearly the practical consequence of eqn. 6 we can rewrite eqn. 2 using t p = tpL + A t p ns = ns,, + Ans which gives a figure for the influence of A t p and Ans on the silicon area.
A A l = ki(2ni + 3ns)Atp
(7)
A A 2 = 3 k t t p A n s
Since 3 t p is usually much greater than (2ni + 3ns), eqns. 7 and 8 mean that increasing the number of state variables is usually much more dramatic than increasing the number of product terms. This is especially true for FSM of medium and bigger sizes. With this result in mind, it is worth considering the problem of predicting whether or not a given method could give a good result prior to performing the coding process. Note that for a large FSM this is very interesting because of the high computation times required to carry out the state assignment.
Turning back to eqn. 3, and after some manipulations, we can write (9) ns,,, 2ni + 3nsmi, tpltp,,, 2ni q = -= nsrnin 3nsmin tPJtPrnax 3nsmin Given the state table of a FSM, we can represent eqn. 9 in the plane of Fig. 4 using an auxiliary parameter, o = tp/tp,,,. On this Figure we can explain the basis for an evaluation procedure. For any machine, we will determine the value of t p , . Then, using a plot like the one in Fig. 4 , we will estimate the maximum number of state variables to be allowed so that a minimal cardinality assignment could be area-efficient. Of course this maximum value for ns will depend on the value of CT we consider, but since the curves tend to be flat above tp,/tp,,, = 0.3, the influence of o can be disregarded in many practical situations and hence we can incorporate into any coding algorithm a stopping mechanism when nsmax is surpassed.
Two additional considerations are necessary. First, the usual value of (T could be expected to lie between 0.6 and 0.9, thus reducing the curves in Fig. 4 to be taken into Fig. 4 .
As an illustration, Table 4 shows the Liu number for the three FSMs in Tables 1 and 2, and the state table of Reference 17 as well as the value of (T obtained by a randomly generated coding of cardinality t p , . In Table 4 , nsstOp represents the maximum value of ns still giving a better area occupation than that corresponding to nsmi, , and nsaCtual corresponds to the value of ns obtained when the P-S method is employed. It should be clear that a search for a minimal cardinality state coding could be stopped largely before the encoding algorithm is completed. Also, have to be avoided, since in some cases they can lead to good solutions. For example, in machines admitting a small value of t p L , these methods could give a better per- formance. See, for instance, the FSM described by Table  6 [l8]. That machine has a very low value ot t p L , thus allowing us to explore for a good coding. in Fig. 5 for one hundred FSMs of medium size. ~l l of gives a coding obtained by the P-S method, which has those machines in Fig. 5 have a value of tpJtp,,, around minimal cardinality (7 in this case). Unfortunately, 0.6. Also, Table 5 represents in more detail the value of machines with such a low value for tpJtp,,, are rarely the different parameters for these FSMs. To Save space found. Moreover, even in this case, an assignment can be only 30 are shown in this Table. The CPU time is explic-derived using the minimum number of state variables (3) itly indicated and corresponds to a VAX 11/750 under and a higher cardinality (8 product terms), this coding ULTRIX-32*.
occupying slightly less silicon area. Nevertheless, our results must not be misunderstood.
In summary, using any minimal cardinality state We cannot conclude that minimal cardinality methods encoding technique must be ineficient and it is worth including an evaluation mechanism to show whether or * VAX and ULTRIX are trademarks of DEC.
not such a technique has to be disregarded in favour of a method based on a minimum number of state variables. This evaluation mechanism can be incorporated as an stopping routine into any coding computer program or can simply give an idea of how large is the probability of obtaining a good solution before going into any coding process. For instance, in the third example of Table 4 , it should be clear using Fig. 4 (see point Q in this Figure) that we are very unlikely to find a good solution by employing any minimal cardinality algorithm because the bound for n s , , is 10, which is rather lower than expected to be attained by any of the referred-to methods. In fact, Table 4 shows that the number of state variables obtained is very much higher (37 variables).
I)
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More-accurate area estimates
The conclusions we have drawn above, seem to be based on the area estimation we have taken from the literature [I 191. Unfortunately, although eqn. 1 has been typically used for comparing different implementations of a sequential machine using a PLA [17] , this expression is a partial figure of merit, which may be misleading when referred to an integrated realisation. Hence, since much more meaningful expressions can be derived instead of eqn. 1, there remains the question of whether or not our results in Section 3 are still valid when we perform a more careful evaluation of the area occupation for a given state assignment. In this Section, we will derive more-precise expressions for the area and we will manipulate them at the same way we have done with eqn. 1 in the previous discussion. To carry out such a derivation, we will consider separately the case for static and dynamic flip-flops. These new figures can be used at the same way we have used eqn. 1 in the previous discussion. It is useful to mention the effects of topological optimisation on our considerations, specifically PLA folding. In the case of combinational circuits, PLA folding has been successfully applied [20, 213 ; however, where sequential circuits are concerned, the existence of feedback paths severely reduces the probability of finding practical solutions. For that reason, we have not considered the incidence of folding on our conclusions.
Figure of merit for internal area occupation
Let us consider the symbolic layout of a FSM shown in Fig. 2 . It should be clear that there exists an area occupation that is not taken into account for the conventional cost criterion in Section. 2.1. The terms not considered in eqn. 1 are detailed in Fig. 6 . The length of the array is increased by a constant term k , due to the pull-up devices, and its depth is augmented by a term k , ns, which is due to the wiring that feeds back the state variables to the PLA input and by a constant term k, due to the output buffer. The resulting cost expression for the FSM in Fig. 6 will be
A similar expression can be derived when the FSM is implemented by using static flip-flops (Fig. 7) . If this is the case we will find A , = [(k,(ni + ns) + k 2 n s + k,)
where K C and K R correspond to the channel and register areas, respectively. 
External area occupation
An even more-accurate estimate must consider the area due to the inclusion of the FSM into a chip, where it has to communicate with other subcircuits. Making such an estimation is impossible in a quite general way, since it will depend strongly on the freedom of the designer to select an arbitrary encoding for all the subsystems. Because of the difficulty of defining a general cost criterion, we will assume several simplifications here. Thus, the influence of a given assignment of a FSM on its on-chip environment will be represented by a bus of depth proportional to its number of state variables and of length equal to the internal PLA length plus the internal PLA depth (see Fig. 8 ). Hence, this area evaluation includes the surroundings of the FSM, giving a value of
for the dynamic case, and
for the case of using a static register.
Comparing the area occupation figures
The different area evaluations considered above can be applied to determine the cost of a given FSM. Of course, they are orientative and we will use them here to show that the conclusions we reached when eqn. 1 is employed are confirmed even for more-precise area evaluations.
For any FSM, we can plot all of those estimates as we have done in Fig. 9 . be seen to increase monotonically with ns and remain in the same relative position for the five different expressions we have derived. As a consequence, a procedure similar to that applied in Section 3 can be followed, hence attaining a maximum value for ns beyond which any minimal cardinality coding is not area-efficient. The actual maximum will depend on the expression we consider to be more accurate for evaluating the silicon area occupation.
However, concerning the value of ns,,,/ns,, , (i.e. the maximum number of state variables a minimal cardinality assignment can have for being efficient), the more restrictive estimate does not always correspond to the same expression. This can be illustrated by Fig. 10 where three of those area measures have been plotted. In the
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Figure, it should be clear that the higher value for ns,,,/ns,, sometimes corresponds to eqn. 1 and sometimes to eqn. 10. In the particular example of Fig Nevertheless, what is shown in Fig. 10 is very representative of the behaviour we have observed for the different area estimations. Only for low values of tpJtp,,,, is there significance in the particular model we use for representing the area. This is especially true when a static register bank is employed, since in this case the value for nsmaX can be further reduced.
Conclusions
In this paper we have given a critical view of the reported methods for performing the state assignment process in a FSM to be implemented by using a PLA. Generally speaking, we have shown the need for carrying out an evaluation of the maximum number of state variables required for any coding procedure using a minimal cardinality (or quasiminimal) assignment. Such an evaluation has to be performed before the coding since it might reduce the CPU time to be spent in the process. A method has been given to check whether a minimal cardinality assignment is cost-effective or not. Also we have proposed a few alternative expressions for evaluating the silicon area occupation for PLA-based sequential machines. It has been proved that our checking method can be applied independently of the area estimate to be used. composite-length DHT using prime-length modules. The control structure of this approach is complicated since data from different short transforms within the same stage are coupled by some extra additions. In this paper, we use a simpler but more general approach in which a recursive DHT technique is used to formulate a fast algorithm for the computation of DFT. An improved in-place in-order prime-factor mapping is also developed for the construction of long composite length transforms.
Recursive discrete Hartley transform
The discrete Hartley transform of a real data sequence where cas p = cos p + sin 8.
Note that the DHT is structurally very similar to the DFT. Most importantly, it retains the cyclic property which was made used by Rader [SI and Siu and Constantinides [6] to convert prime-length DFTs into cyclic correlation and cyclic convolution forms, respectively. This enables the same conversion to be made on the DHT. More precisely, if N = P, where P is a prime number with a primitive root equal to g, eqn. 1 can be written as and where A, = cas ( 2~( g " -~)~/ P ) (6) r, = r((g-("+')),)
f o r k , n = O , l , ..., P -2 (7)
The expression ( C ) , means the residue of the number C modulo P. Eqn. 5 is a length-(P -1) cyclic convolution. A previous effort [7] made use of a slightly different permutation to convert a prime-length DFT into this form and evaluated the convolution based on length-(P -1) DFTs. As the DHT also possesses convolution properties [SI, eqn. 5 can be realised using length-(P -1) DHTs.
